We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23986

LogiCORE RapidIO v3.1 Rev 2 - Logical Layer - Throttling back on the logical layer can cause repeated beat on the packet


In cases where the buffer throttles the logical layer on the third or fourth beat of a 40 deep word or larger packet when no previous packet is in the pipe, the logical layer might replicate one of the packet beats. This leads to an extra beat in the middle of the packet and oversized packets when the packet being sent is max size.


This issue will be fixed in Serial RapidIO v4.1 release expected to be available in February 2007. 


If you need a fix for this issue sooner, please contact Xilinx Technical Support at: 




Please provide three XCO files from v3.1 core.

AR# 23986
Date 05/20/2014
Status Archive
Type General Article
Page Bookmarked