UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24019

LogiCORE FIFO Generator v3.2 - Core cannot be generated when selecting input_depth=16 and output_depth=128 or input_depth=128 and output_depth=16

Description

Invalid Programmable Full Assert Threshold range displayed in GUI for Independent Clock Block RAM FIFOs with input_depth=16 and output_depth=128 or input_depth=128 and output_depth=16. The core cannot be generated.

Solution

To solve this issue, install a patch over ISE 8.2i IP Update #2. The patch is available from (Xilinx Answer 24172)

 

This issue has been fixed in the FIFO Generator v3.3 Core.

AR# 24019
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article