We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24025

LogiCORE SPI-4.2 (POS-PHY L4) - Generating post-routed SDF file using NetGen with -pcf option


When running timing simulation with an SDF file on the SPI-4.2 Core, the simulation indicates a data mismatch or SnkBusErr. When running timing simulation with an SDF on a SPI-4.2 design example, the following data mismatch error occurs: 


"# TDat Error: Data Mismatch #4. Expected 0000, Received 0001. 339280 ps"


To obtain accurate SDF numbers, NetGen must be called with the -pcf switch that points to a valid PCF file. 


If you are running timing simulation on a SPI-4.2 design example, add -pcf option to the NetGen command as follows: 


netgen -ofmt verilog -sim -tm pl4_wrapper -w -pcf mapped.pcf -sdf_anno false routed.ncd routed.v (Verilog) 

netgen -ofmt vhdl -sim -tm pl4_wrapper -w -pcf mapped.pcf routed.ncd routed.vhd (VHDL) 


This issue is fixed in the SPI4.2v8.3 Core because the script already contains -pcf option.

AR# 24025
Date 05/20/2014
Status Archive
Type General Article