UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24054

8.2i EDK SP2 - FSL_V20 Core fails when I select FIFO depth of four.

Description

There is no advantage to setting the FIFO depth <16 because the same number of LUTs are used for FIFO less than 16. The documentation and MPD will be fixed to only allow the following sizes: 

 

RANGE = (0,16:C_ASYNC_CLKS*128 | !C_ASYNC_CLKS*8192)

Solution

The data sheet and MPD file will be updated in a future release to indicate support of a minimum FIFO size of 16. Currently, the minimum FIFO size supported is 16 (i.e. PARAMETER C_FSL_DEPTH = 16).

AR# 24054
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article