We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24094

8.2i EDK SP2 - opb2plb_bridge_v1_00_c- inconsistent default values displayed for opb2plb_bridge in datasheet and core configuration wizard


The parameter C_SAME_CLKS in the opb2plb_bridge data sheet shows default value of "1" where the opb2plb_bridge_v2_1_0.mpd shows a default value of "0".

in addition, the HDL file (opb2plb_bridge.vhd) has the default for C_SAME_CLKS set to "1", but the MPD file overwrites it to be "0".


There is a discrepancy between the MPD and the Datasheet/HDL. The default value in the MPD is what is being used for the HDL wrapper to the bridge.

You can override this value either in the MHS or the in the MPD file.

AR# 24094
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked