We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 24159

9.2i ISE - "WARNING:ProjectMgmt - "<top_module>.ngc" line 0 duplicate design unit: 'Module|<top_module>'"


Keywords: synthesis

After I change the name of the top module in my Verilog code, the following warnings occur in the console. Occasionally, these warnings are repeated after the synthesis, NGDBuild, and MAP steps.

"WARNING:ProjectMgmt - "<top_module>.ngc" line 0
duplicate design unit: '<top_module>'
WARNING:ProjectMgmt - "<changed_top_module>.ngc" line 0
duplicate design unit: 'Module|<changed_top_module>'"


You can safely ignore these warnings.

This issue is scheduled to be fixed in ISE 10.1i.
AR# 24159
Date 04/17/2009
Status Archive
Type General Article