We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24188

8.2i EDK SP2 - mch_opb_emc_v1_01_a, PlatGen errors out with an incorrect Number of MCH Channels and Number of Memory Banks Range in MPD.


PlatGen errors with mch_opb_emc_v1_01_a core result from the following incorrect Range setting in the MPD per the new enhancements.

1. The PARAMETER C_NUM_BANKS_MEM = 1, DT = INTEGER, RANGE = (1) is incorrectly defined in mch_opb_emc_v1_01_a .

The range should be set from 1-4 in MPD, (RANGE = (1:4)).

2. The PARAMETER C_NUM_CHANNELS = 2, DT = INTEGER, RANGE = (1:4) is incorrectly defined.

The range should be from 0:4 in the MPD (RANGE = (0:4)).


The MPD will be fixed for mch_opb_emc_v1_01_a in the next release of EDK 9.1i SP1.

Meanwhile, to prevent the PlatGen errors, edit the MPD file for the mch_opb_emc_v1_01_a to the correct Range setting as described above. The correct Range is documented in the mch_opb_emc_v1_01_a Data sheet.

AR# 24188
Date 12/15/2012
Status Active
Type General Article