UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24218

12.1 Timing - Timing information master record (Jitter, Clock Skew, Rel Min, Timing Reports)

Description

Where can I find information about timing?

Solution

Information on jitter? See (Xilinx Answer 24217).

Information on relative minimum? See (Xilinx Answer 24219).

Information on clock skew? See (Xilinx Answer 24220).

Information on understanding the data sheet style section of the timing report? See (Xilinx Answer 24221).

Information on constraints ignore or "0 Items Analyzed" constraints? See (Xilinx Answer 24222).
AR# 24218
Date Created 09/04/2007
Last Updated 02/20/2013
Status Active
Type General Article
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 13.1
  • Less