UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24233

8.2i EDK - "ERROR:MDT - mpmc2_core (mpmc2_core) - C:\project\system.mhs line 369 - PORT MPMC2_0_DDR2_DQ_I not found in mpd."

Description

When I upgrade my design from EDK 8.1i to EDK 8.2i, errors similar to the following occur: 

 

"ERROR:MDT - mpmc2_core (mpmc2_core) - C:\project\system.mhs line 369 - PORT MPMC2_0_DDR2_DQ_I not found in mpd." 

"ERROR:MDT - mpmc2_core (mpmc2_core) - C:\project\system.mhs line 370 - PORT MPMC2_0_DDR2_DQ_O not found in mpd." 

"ERROR:MDT - mpmc2_core (mpmc2_core) - C:\project\system.mhs line 371 - PORT MPMC2_0_DDR2_DQ_T not found in mpd."

Solution

There has been an udate to the MPD syntax in 8.2 so the MPMC2's MPD file needs to be modified. The modification specifically deals with the Tristate buffers. 

 

8.1 MPD file: 

 

PORT MPMC2_0_DDR2_DQ = "", DIR = IO, VEC = [C_MPMC2_0_MEM_DATA_WIDTH-1:0], THREE_STATE = TRUE, ENABLE = MULTI, ASSIGNMENT = REQUIRE 

 

8.2 MPD file: 

 

PORT MPMC2_0_DDR2_DQ = "", DIR = INOUT, VEC = [C_MPMC2_0_MEM_DATA_WIDTH-1:0], THREE_STATE = TRUE, ENABLE = MULTI, TRI_I = MPMC2_0_DDR2_DQ_I, TRI_O = MPMC2_0_DDR2_DQ_O, TRI_T = MPMC2_0_DDR2_DQ_T 

 

PORT MPMC2_0_DDR2_DQ_I = "", DIR = IN, VEC = [C_MPMC2_0_MEM_DATA_WIDTH-1:0] 

PORT MPMC2_0_DDR2_DQ_O = "", DIR = OUT, VEC = [C_MPMC2_0_MEM_DATA_WIDTH-1:0] 

PORT MPMC2_0_DDR2_DQ_T = "", DIR = OUT, VEC = [C_MPMC2_0_MEM_DATA_WIDTH-1:0] 

 

For more information, refer to the Tristate section in the MPD chapter of the Platform Specification Format Reference Manual.

AR# 24233
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article