UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24288

9.2.00 System Generator for DSP - Why do I receive a time-out error when using the Shared Memory or Shared FIFO blocks in my design?

Description

Why does a time-out error occur when using the Shared Memory or Shared FIFO blocks in my design?

The Shared Memory Write block waits for storage to become available in the shared FIFO object. The amount of storage depends on the size (i.e., the number of words) of the signal driving the data input port.

Solution

The time-out error occurs as a result of limitations on the use of the Shared Memory blocks; they must be used with the Hardware in the Loop (HITL) Free Running mode.

See (Xilinx Answer 23206) for information on using the Shared Registers and the Shared Memories.

See (Xilinx Answer 24290) for information on when Shared Memories are supported.

The error message in 9.2.01 is easier to understand, although the same requirement still holds.

AR# 24288
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article