UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24421

Virtex-5 System Monitor - How do I power the System Monitor on a Virtex-5 FPGA?

Description

How do I power the System Monitor on a Virtex-5 FPGA?

Solution

See the Virtex-5 System Monitor User Guide (UG192) for information on this issue:

http://www.xilinx.com/support/documentation/virtex-5.htm#19297

To disable the System Monitor, connect AVDD, VREFP, VREPN, and AVSS to ground reference. Also, connect VP and VN to GND.

Can the user deviate from the recommendations?

While any connections other than those recommended have not been fully tested, the following guidelines apply:

- The GND reference pins (AVSS_SM and VREFN) must NOT be tied to any Vcc supply and must be tied to GND. Failure to met this requirement will damage the FPGA. Xilinx cannot support any designs that do not have AVSS_SM and VREFN connected to GND.

- Do not connect Vrefp to a Vcc supply if the AVdd is tied to GND.

- Due to untested and potential latchup/ESD issues, no pin should be left floating. Xilinx has not done any testing with the System Monitor pins left floating. It is not expected that it would damage the device, but due to the untested nature of the setup this cannot be guaranteed.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
24537 Virtex-5 System Monitor - What are the FAQs for the System Monitor? N/A N/A
AR# 24421
Date Created 09/04/2007
Last Updated 09/17/2012
Status Active
Type General Article
Devices
  • Virtex-5 FXT
  • Virtex-5
  • Virtex-5 LX
  • More
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less