We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24476

8.2i EDK - "ERROR:MDT - Error while running "gmake -f system.make netlist""


PlatGen issues a segmentation fault message for my design soon after running the clock DRCs:

"Check port drivers...

Performing Clock DRCs...

gmake: *** [implementation/ppc405_0_wrapper.ngc] Segmentation fault

ERROR:MDT - Error while running "gmake -f system.make netlist""


To work around this issue, remove the "CLK_FREQ" sub-property on the external clock ports in the MHS file.

The problem is fixed in the next major release of the design tools.

AR# 24476
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked