UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24526

9.1i Spartan-3E MAP - "ERROR:MapLib:662 - Problem netlisting input design. Exiting..."

Description

I have targeted a Spartan-3E device with a design that contains some cores that were originally created for Virtex-II Pro. MAP fails with the following error. What does this mean? 

 

"ERROR:MapLib:662 - Problem netlisting input design. Exiting..." 

 

The MAP report (.mrp) also contains warning messages such as: 

 

"WARNING:MapLib:35 - Mapper failed to process logical block 

USER_LOGIC_I/rx/rxFifo/BU2/U0/gen_ss.ss/memblk/mem0.distinst/inst_Mram_mem21/ 

X_RAMS64. Please refer to previous error/warning message(s) to identify the 

problem."

Solution

This error has been seen with designs containing RAM64X1D or RAM32X1D primitives which are not supported in Spartan-3E devices. The cores involved must be regenerated with Spartan-3E as the target. A CR has been filed to improve the error handling for this case. 

 

NOTE: The Libraries Guide incorrectly lists the RAM32X1D primitive as supported by Spartan-3 architectures. This is not the case, and the guide will be corrected for ISE 10.1i.

AR# 24526
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article