We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24638

9.1 Timing - Virtex-5 - ODDR timing Violation


Virtex-5 fails timing with ODDR operating in SAME_EDGE mode. The analyzer looks for the raising edge to falling edge instead of raising edge to raising edge


To work around this issue for the earlier versions, use the FROM-TO constraint.

This problem has been fixed in the latest 9.1i Service Pack available at:

The first service pack containing the fix is 9.1i Service Pack 3.

AR# 24638
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked