We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24645

MPMC2 v1.7 - Virtex4 reads from DDR/DDR2 always reads as 0xFFFFFFFF


After power-up the contents of DDR2 memory using the MPMC2 always reads as 0xFFFFFFFF. What are some steps to debug this problem?


There are a couple of reasons why the contents of memory can read 0xFFFFFFFF.

* IDELAYCTRL may not be instanced in the correct clock region

* Read calibration window my be shifted by half or one clock cycle


* Please refer to answer record IDELAYCTRL (Xilinx Answer 25147)

* Also look at (Xilinx Answer 24644)

READ Calibration

* Look at (Xilinx Answer 24657)
AR# 24645
Date 11/12/2010
Status Archive
Type General Article
Page Bookmarked