Why do the outputs not go to zero when the SCLR signal is asserted, or why are the behavioral simulation outputs X when the SCLR signal is asserted?
The data sheet states that the output will go to zero when the SCLR signal is asserted. This is not correct. When SCLR is asserted, the outputs are undefined, just as is shown when a behavioral simulation is run. The documentation will be updated in the Direct Digital Synthesis (DDS) Compiler v2.0 Data Sheet.