UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24709

9.1 - ISE Simulator - Divide by zero error when simulating the Virtex-5 PLL

Description


When I try to simulate the Virtex-5 PLL in the ISE Simulator with the simulation language set to VHDL, I get the following error:

Simulator is doing circuit initialization process.

ERROR:Simulator:29 - at 0 ns : Divide by zero error

Simulation stopped when executing process: unisim_VITAL.vhd:CLOCK_PERIOD_UPDATE_P

on line 124 in file "C:/temp/ge_pll/pll.vhd"

Solution

This issue is fixed in 9.2sp1.

AR# 24709
Date Created 09/04/2007
Last Updated 07/22/2010
Status Archive
Type General Article