UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24725

9.1.01i Architecture Wizard - DCM to PLL mode does not allow DCM differential CLKIN input

Description

Keywords, Arch Wizard, DCM, PLL, Virtex-5, V5, Differential Clk Input

Currently, the Architecture Wizard does not allow the use of differential clock inputs when creating a clocking scheme of DCM to PLL. This is because the Architecture Wizard does not allow the user to select IBUFGDS as an input buffer.

Solution

This issue will be addressed in a future software release. Until this issue has been resolved, the user will need to generate a system using an IBUFG. After the system has been generated, the code must be modified to support the IBUFGDS.

AR# 24725
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article