We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2476

** OBSOLETE ** 2.1i UNISIMS - GSR/GTS behavior does not simulate with STARTUP_VIRTEX Verilog model.


Keywords: GSR, GTS, STARTUP_VIRTEX, Unisim, Verilog

Urgency: Standard

General Description:
GSR/GTS behavior does not simulate with the STARTUP_VIRTEX
UNISIM Verilog model.


The UNISIM Verilog model for STARTUP_VIRTEX does not assign
glbl.GSR and glbl.GTS to GSR and GTS, respectively. The behavioral
models are using the GSR_SIGNAL methodology.

To resolve this issue, the user can apply both methodologies for
initializing GSR/GTS.

Please see (Xilinx Solution 6537) regarding the usage of the glbl
module in the Xilinx Alliance 2.1 (or greater) software.

Please see (Xilinx Solution 3914) on the usage of the GSR_SIGNAL
text macro.

Please see (Xilinx Solution 5009) on how to drive the GSR pin.

This is fixed in Service Pack 2 for Alliance 2.1i.
AR# 2476
Date 08/28/2002
Status Archive
Type ??????