We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 24860

LogiCORE Block Memory Generator v2.4 - BitGen "ERROR:PhysDesignRules:1530 - Dangling pins on block:../blk_mem_generator/SP.CASCADED_PRIM36.."


When running implementation on a design containing Block Memory Generator Core, configured in Single Port RAM or ROM, the following BITGEN error can occur:

"Running DRC.

ERROR:PhysDesignRules:1530 - Dangling pins on



.r/v5.ram/SP.CASCADED_PRIM36.TDP_T>:<RAMB36_EXP_RAMB36_EXP>. Port B with

attribute RAM_EXTENSION_B set to UPPER requires CASCADE input pin connected.

ERROR:PhysDesignRules:1532 - Dangling pins on



.r/v5.ram/SP.CASCADED_PRIM36.TDP_B>:<RAMB36_EXP_RAMB36_EXP>. Port B with

attribute RAM_EXTENSION_A set to LOWER requires CASCADE output pin connected.

ERROR:Bitgen:25 - DRC detected 2 errors and 0 warnings."


When building any deep Single Port RAM or Single Port ROM, with greater than 24K deep and with write and read ports which are the same width, the cascaded 32kx1 primitive (Virtex-4) or cascaded 64kx1 primitive (Virtex-5) will be used. However, the cascade in/out pins for port B are not connected (since it is a single port RAM/ROM, port B is not used). The BitGen DRC checks fail because of this issue.

To work around this issue, generate a True Dual Port RAM and tie-off unused ports.

This issue will be fixed in Block Memory Generator V2.5, delivered with IP Update #3 scheduled for May of 2007.

AR# 24860
Date 12/15/2012
Status Active
Type General Article