UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24968

LogiCORE RapidIO - Logical Layer Receive side cannot handle stalls on incoming Rx packets, data corruptions might be seen

Description

The Logical Layer Receive side does not appropriately handle stalls on incoming Rx packets. Data corruption might be seen when stalling the Local Link interface from the buffer to the Logical Layer.

Solution

All user-created buffers should act as store and forward in order to avoid source side stalls into the Logical Layer receive side. This is not an issue if you use the Xilinx provided buffer, as it is a store and forward buffer.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
40519 Serial RapidIO v5.6 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
40519 Serial RapidIO v5.6 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 24968
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type Known Issues
IP
  • Serial RapidIO