UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25192

Virtex-5 DCM - The DCM does not deskew the clock properly for both system synchronous and source synchronous designs

Description

When the Virtex-5 DCM is set to the default mode of System Synchronous (DESKEW_ADJUST = SYSTEM_SYNCHRONOUS), or Source Synchronous (DESKEW_ADJUST = SOURCE_SYNCHRONOUS), the DCM does not adjust the delay on the clock line properly in hardware. Timing on the board might fail even though timing analysis shows the design meets timing specifications.

Solution

A patch available for 9.1i Service Pack 3 fixes this problem.

Extract the following file into your Xilinx install directory:

http://www.xilinx.com/txpatches/pub/utilities/fpga/25192.zip

The DCM DESKEW_ADJUST issue patch will be included in the design tools in ISE 9.2i Service Pack 1.

AR# 25192
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article