UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25286

Virtex-5 Family - The POST_CRC and POST_CRC_SIGNAL constraints will not be supported until 9.2

Description

Keywords; config, usf, par, error, warning, bitgen, pcf

The following constraints are not being picked up properly by the 9.1.03 Design Environment Tools for Virtex-5.

POST_CRC

POST_CRC_SIGNAL

Solution

These constraints have been fully implemented in the 9.2 release of the Design Environment Tools and this is the earliest version of the software which will support this feature.

AR# 25286
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article