We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25425

9.1i EDK/PAR - "ERROR:Xflow in PAR: DeleteInterpProc called with active evals"


Keyword: PLB DDR2, DDR, ERROR:Xflow, DeleteInterpProc

I have a design with PLB DDR2. When I try to "Generate Bitstream", PAR fails during the placement phase 8.8. If the DDR2 controller is removed, the bitstream can be generated.

"Phase 8.8
DeleteInterpProc called with active evals

This application has requested the Runtime to terminate it in an unusual way
Please contact the application's support team for more information.
ERROR:Xflow - Program par returned error code 3. Aborting flow execution...

make: *** [implementation/system.bit] Error 1



This is related to an issue in which XFLOW calls implementation. This problem is scheduled to be fixed in ISE 9.2i and should be fully supported in EDK 9.2i. In the meantime, do not run implementation through XFLOW.

One way to work around this problem is to bring the "system.xmp" file into ISE, create a top-level wrapper file, and run it through implementation. To do that, please use the flow below:

1. In the Project Options, check both boxes
- Implement design in ISE
- Processor Design is a sub-module

2. Generate Netlist

3. Create a new project in the projnav folder

4. Copy and paste the system_stub.vhd from the HDL folder and system_ucf from the data folder to the ISE project folder

5. Add source to the ISE project. Add the following files:
- system.ucf in the ISE project folder
- system_stub.vhd in the ISE project folder
- system.xmp in the EDK project folder

6. Open the UCF file and modify the PPC reset constraints as follows.

7. Run "implement Design"

This issue has also been observed in relation to the PLB DDR Core.
AR# 25425
Date 07/09/2007
Status Active
Type General Article