We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25497

LogiCORE Initiator/Target v5.163 for PCI-X - Release Notes and Known Issues for 9.2i IP Update 1 (9.2i_IP1)


This Release Note and Known Issues Answer Record is for the LogiCORE Initiator/Target v5.163 for PCI-X released in 9.2i IP Update 2 and contains the following information:

- General Information

- New Features

- Bug Fixes

- Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see (Xilinx Answer 25222).


General Information

The LogiCORE PCI v5.163 supports Virtex-4, Virtex-II Pro, and Virtex-E architectures only. For Virtex-5 devices, use the v6.3 PCI-X Core. For more information on this core, refer to (Xilinx Answer 25498).

When migrating from CORE Generator 8.1i to 9.1i IP Update 1 and later, new licenses are required for the LogiCORE Initiator/Target v5.162 and later for PCI-X. For more information, see (Xilinx Answer 24718).

- See (Xilinx Answer 22921) for general information regarding timing closure in Virtex-4 devices.

New Features

- Support for ISE 9.2i Service Pack 2

Bug Fixes

-CR 441111: Fixed Synplify error: "@E: CD358 :"<core_path>/example_design/pci_lc.vhd":557:2:557:10 No architecture is available for entity <component_name>"

Known Issues

- Refer to the release notes text file,"pcix64_release_notes.txt", delivered with the core for known issues at the time of the release.

- See (Xilinx Answer 25217) regarding duplicated PCI core entries in the CORE Generator taxonomy list.

AR# 25497
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked