For NC-Verilog, you might need to compile the HDL libraries before using them for design simulations. The advantages of the compiled approach are speed of execution and economy of memory.
AR# 2554 | |
---|---|
Date | 07/21/2011 |
Status | Archive |
Type | General Article |