AR# 2746

Foundation XVHDL: Synthesis error "Wrong number of fields bus on line #__ in .xas file"


Keywords: Metamor, VHDL, Wrong, fields, bus, xas

Urgency: Standard

General Description:
Using Foundation XVHDL to synthesize the code, the following
error is reported:
"Wrong number of fields bus on line #__ in .xas file"


A possible cause of this error is that in the VHDL code a
single bit was specified as a vector as shown below:

sig_name: out std_logic_vector(7 downto 7);

The solution is to change this to a single bit such as:

sig_name7: out std_logic;
AR# 2746
Date 01/02/2000
Status Archive
Type General Article