must be connected to a symbol pin or an I/O marker."">
UPGRADE YOUR BROWSER We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!
When I implement or synthesize a schematic design, the following message occurs:
"ERROR:DesignEntry:206 - Net <net_name> must be connected to a symbol pin or an I/O marker."
This is a valid error, and it occurs when a net is left floating on both ends and needs to be connected to a symbol pin or an I/O marker.
To remove this message, connect the net to a symbol pin or an I/O marker.
In ISE 10.1 and later, the net may be left floating if the user does the following to change this error to a warning message:
1. Select Edit -> Preferences -> Schematic Editor -> Check.
2. Change the value of both "Consider Loadless Nets and IO as" and "Consider Sourceless Nets and IO as" to Warning.
AR# 29017 | |
---|---|
Date | 12/15/2012 |
Status | Active |
Type | General Article |