We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29051

LogiCORE Fast Fourier Transform (FFT) v3.1 - Why does the Verilog simulation model output not match the timing shown in the FFT data sheet?


When simulating the Verilog behavioral simulation model of the FFT v3.1 core, the xn_index and xk_index count output should change on every clk cycle, according to the data sheet. When I keep the START signal high, the xn_index and xk_index count with a frequency six times lower than that of clk. 


Why is this happening?


This issue is fixed in the FFT v4.1. 


This is a known problem and the way to work around this is to use the VHDL simulation model. 


Please See (Xilinx Answer 29209) for a detailed list of LogiCORE Fast Fourier Transform (FFT) Release Notes and Known Issues.

AR# 29051
Date 05/22/2014
Status Archive
Type General Article
Page Bookmarked