This Answer Record details a special consideration when designing reset logic around the Aurora Core top level.
There are two resets that go into the Virtex-4 Aurora Core:
Note: These reset ports are not asynchronous. They must be asserted on the appropriate clock edge.
RESET must be asserted synchronous to USER_CLK, and PMA_INIT must be asserted synchronous to INIT_CLK.