UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29223

9.1i EDK SP1 - hard_temac - C_RGMII_RX_CLK_DELAY parameter is not set correctly between MPD and Data Sheet

Description

According to the Hard TEMAC Data Sheet, the C_RGMII_RX_CLK_DELAY parameter has a default value of '0'. However, in the MPD file it is defined as ' C_RGMII_RX_CLK_DELAY = NOT_SET'.

Solution

Please refer to the Hard TEMAC Data Sheet for setting C_RGMII_RX_CLK_DELAY parameter when used with RGMII interface. The correct value can be added to hard_temac in the MHS for the setting the delay value.

AR# 29223
Date Created 09/04/2007
Last Updated 05/22/2014
Status Archive
Type General Article