We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29375

10.1 Timing Analyzer - "WARNING:Timing:3262 - Feedback on DCM or PLL top/DCM_ADV_INST forms an incomplete loop"


Keywords: feedback, clkin, analysis

The following warning is reported in the timing report:

"WARNING:Timing:3262 - Feedback on DCM or PLL top/DCM_ADV_INST forms an incomplete loop. The Tdcmino calculation will be invalid. If the DCM or PLL uses external feedback, please apply the FEEDBACK constraint to indicate the external board delay. Consult the Constraints Guide for further information on how to apply the FEEDBACK constraint."


When external feedback mode is used, you need to specify the FEEDBACK constraint within the UCF or the HDL file. This can help the timing tool correctly count the compensated timing value in the DCM or PLL.
AR# 29375
Date 03/24/2008
Status Active
Type General Article
Page Bookmarked