We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29389

9.2i EDK - "ERROR:MDT - issued from TCL procedure "::hw_clock_generator_v1_00_a::gen_clock_circuit""


When running a design built with Base System Builder, the following errors occur:

"ERROR:MDT - issued from TCL procedure

"::hw_clock_generator_v1_00_a::gen_clock_circuit" line 12

C_NUM_DCM (clock_generator) -

Failed to generate clock circuit!

ERROR:MDT - IPNAME:clock_generator INSTANCE:clock_generator_0 -


mpd line 34 - error computing override value for C_NUM_DCM using



This problem is caused by the bus frequency settings for the design. When the bus frequency is set at 150 MHz or 37.5 MHz, this error occurs.

This issue has been fixed in the latest EDK 9.2i Service Pack, available at:

The first service pack containing the fix is EDK 9.2i Service Pack 1.

AR# 29389
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article