We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29434

9.2i EDK, MPMC v3.00a - XCL PIM bursts incorrect data for target word first bursts


When using an XCL with target word first transactions, incorrect data is read for transactions performed by user logic. How do I resolve this?


There were two known issues with XCL transfers:

-With C_XCL<Port_Num>_WRITEXFER = 0, 1 or 2 and C_XCL<Port_Num>_LINESIZE = 16, target word first transactions do not work correctly. Data is returned in the incorrect order.

-With C_XCL<Port_Num>_WRITEXFER = 2 and C_XCL<Port_Num>_LINESIZE > 1, any reads might corrupt the state of the XCL PIM, causing failure.

Both issues with the XCL PIM are fixed in EDK 9.2, Service Pack 1.

NOTE: The XCL PIM does not currently support 8-bit SDR SDRAM interfaces.

AR# 29434
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked