UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29452

LogiCORE FIR Compiler v3.0 - Why do I see a MAP error, when the SCLR option is not selected, and I try to implement a Multiply Accumulate based Filer Architecture for Spartan-II/-IIE/-3/-3E/-3A or Virtex/-E/-II/-II Pro?

Description

Why do I see a MAP error, when the SCLR option is not selected, and I try to implement a Multiply Accumulate based Filer Architecture for Spartan-II/-IIE/-3/-3E/-3A or Virtex/-E/-II/-II Pro?

Solution

This is due to the fact that the Multiply Accumulate structure that is implemented for the Spartan-II/-IIE/-3/-3E/-3A and Virtex/-E/-II/-II Pro requires an SCRL signal. 

 

The GUI has been updated in the FIR Compiler v3.1 to automatically turn on the SCLR option. This requirement has been removed in the FIR Compiler v3.2 and beyond. 

 

 

Please see (Xilinx Answer 29138) for a detailed list of LogiCORE FIR Compiler Release Notes and Known Issues.

AR# 29452
Date Created 10/28/2007
Last Updated 05/20/2014
Status Archive
Type General Article