UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29466

9.2i EDK, Virtex-5 - Long path from Hard EMAC to FF causing timing errors in designs above 100 MHz

Description

There is a long path (8 ns) from Hard EMAC to FF. This is causing timing errors for some of the designs running at 100+ MHz.

Solution

This is not a timing issue. The error exists in the Virtex-5 speed files. 

 

The following TIG resolves the issue. This might be a work-around that could be used until the speed files fix is available. 

 

Add the following TIG to the pcf file as a way to work around this issue. 

 

PIN disableGTXCLK = COMP "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SING 

LE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac" PINNAME PHYEMAC0GTXCLK; 

 

PIN disableGTXCLK TIG; 

 

This problem has been fixed in the latest ISE 9.2i Service Pack, available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is ISE 9.2i Service Pack 3.

AR# 29466
Date Created 11/03/2010
Last Updated 05/20/2014
Status Archive
Type General Article