UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29472

LogiCORE Initiator/Target v4.5 for PCI - Release Notes and Known Issues for 9.2i IP Update 2 (9.2i_IP2)

Description

This Release Note and Known Issues Answer Record is for the LogiCORE Initiator/Target v4.5 for PCI, released in 9.2i IP Update 2, and contains the following information:

- General Information

- New Features

- Bug Fixes

- Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see (Xilinx Answer 29185).

Solution

General Information

The LogiCORE PCI v4.5 supports Virtex-5 and newer architectures only. For all other devices, use the v3.164 PCI Core. For more information on this core, refer to (Xilinx Answer 29471).

- See (Xilinx Answer 22921) for general information regarding timing closure in Virtex-4 devices.

New Features

- ISE 9.2i SP3 software support

- X5VSX95T support

Resolved Issues

- CR 444730: Virtex-5 pinouts reversed from order in standard plug-in connector. Fixed in v4.5.

Known Issues

- None

AR# 29472
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article