UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29586

9.2i EDK, MPMC v3.00a - ERROR:MDT - issued from TCL procedure "check_wr_fifo", Port 1 cannot be configured to be Read-Only when C_XCL1_WRITEXFER > 0

Description

When generating the hardware or simulation files for a MPMC EDK design, I receive the following error, even when not using XCL PIMs. How do I resolve it? 

 

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC... 

ERROR:MDT - issued from TCL procedure "check_wr_fifo" line 12 

mpmc0 (mpmc) - 

Port 1 cannot be configured to be Read-Only when C_XCL1_WRITEXFER > 0. 

 

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Solution

To work around this issue, set the C_XCL<portnum>_WRITEXFER parameter to 0 for the port that fails the error. 

 

PARAMETER C_XCL1_WRITEXFER = 0 

 

Also, if using read-only ports, be sure to set the MPMC training port to a writeable PIM port; in this case, PIM #4. 

 

PARAMETER C_WR_TRAINING_PORT = 4 

 

This issue is planned to be fixed in EDK 10.1i.

AR# 29586
Date Created 10/28/2007
Last Updated 05/22/2014
Status Archive
Type General Article