UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29704

9.2i EDK - Error: (vsim-3733) Enc_core/xps_usb2_device_v1_00_a/hdl/vhdl/xps_usb2_device.vhd(423): No default binding for component at 'usb_core_i'

Description

When I try to simulate my EDK system that includes a USB core, I get the following error message in ModelSim: 

 

Error: (vsim-3733) Enc_core/xps_usb2_device_v1_00_a/hdl/vhdl/xps_usb2_device.vhd(423): No default binding for component at 'usb_core_i'

Solution

Currently, the USB core cannot be behaviorally simulated but can be simulated in a structural format. To do a structural (or netlist) simulation, do the following in XPS with your EDK project loaded: 

 

1 - Select Project > Project Options 

2 - Bring the HDL and Simulation tab forward 

3 - Under Simulation Models, select Structural 

4 - Click the OK button

AR# 29704
Date Created 11/03/2007
Last Updated 05/22/2014
Status Archive
Type General Article