We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29802

9.2i EDK, MPMC v3.00a - Does the MPMC require phase-aligned clocks?


Does the MPMC require phase-aligned clocks? What about the relationship between the MPMC and its PIM interfaces? Do all clocks used have to be sourced from the same DCM/PLL?


For simulation, all clocks must be perfectly phase aligned for behavioral simulation. In hardware, the clocks should be phase aligned to achieve maximum timing margin; however, skew between clocks should be correctly analyzed by the Xilinx timing tools. 


An example would be a system where the input clock to the DCM also clocks the PLB system bus and PLB PIM. The output of the DCM driving the memory clocks will be synchronous to the input clock, but would have some skew from the pre-DCM system clock. In simulation, this system might fail and required to be adjusted to have PLB clock phase-aligned with the memory clocks. In hardware, as long as properly constrained and meeting timing, the system would function correctly.

AR# 29802
Date 05/22/2014
Status Archive
Type General Article