We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29887

11.1 Known Issue - Constraints Editor - The Global branch does not list clocks associated with BUFR components


The Global constraint table does not list PERIOD constraints for BUFR nets (in Virtex-4 and Virtex-5 devices), but these BUFR nets have their Pad to Setup and Clock to Pad fields filled in with "N/A".  


BUFRs are capable of driving I/OLOGIC FFs and I/OSERDES, so OFFSET IN/ OUT constraints should be allowed for these clocks.


To work around this issue, manually edit the UCF and add the PERIOD to the output net of the BUFR component. 


This issue will be resolved in the next major release of the design tools.

AR# 29887
Date 05/20/2014
Status Archive
Type Known Issues
Page Bookmarked