We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29903

MIG v2.0 - Virtex-5 DDR1 SDRAM design has corrupt read data after calibration


The Virtex-5 DDR1 SDRAM interface passes calibration, but the read data is corrupted after calibration. This occurs either during simulation, or in actual hardware. If this phenomenon occurs, the last data word in a group of consecutive read bursts will be incorrect.


During Stage 1 Calibration, the IDELAY taps for DQ are varied to find the optimal DQ-DQS sampling window. As soon as one or two edge(s) of this window are found, the logic calculates the correct number of IDELAY taps to decrement for optimal sampling. For frequencies around ~166 MHz, it is possible that the register that stores the value to decrement by can overflow, causing an incorrect adjustment of the DQ IDELAY taps. This problem is fixed by allocating one more bit to this register to prevent overflow. 


To work around this issue, download the updated phy_calib.v/.vhd file located at: 


This issue is resolved in the MIG v2.1 release.

AR# 29903
Date 05/22/2014
Status Archive
Type General Article
Page Bookmarked