UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29943

9.2i EDK, PLBv46_PLBv46_bridge v1_00_a - Bridge does not set C_SPLB2_SMALLEST_MASTER parameter for other slaves on bus

Description

When using the PLBv46_PLBv46_bridge core, other slaves in the system have an incorrect C_SPLB2_SMALLEST_MASTER set. For example, the MPMC PLB PIM might have the C_SPLB2_SMALLEST_MASTER set to 64 or 128 when there are 32-bit masters on the bus. Then, the MPMC PLB PIM will not respond to transactions initiated from the smaller masters, resulting in bus hangs. How do I resolve this issue?

Solution

This issue is caused by the PLB bridge not having an external C_MPLB_NATIVE_DWIDTH parameter. Instead, C_MPLB_NATIVE_DWIDTH is set internally in the VHDL to match the slave port width C_SPLB_NATIVE_DWIDTH on the other side of the bridge. Without the C_MPLB_NATIVE_DWIDTH parameter visible externally, the EDK tools cannot calculate the smallest master parameter which slaves need to be correctly parameterized. 

 

This issue is fixed in the newest version of the PLBv46_PLBv46_bridge core to be released in EDK 10.1. Contact Xilinx Technical Support if a patch is needed.

AR# 29943
Date Created 01/02/2008
Last Updated 05/20/2014
Status Archive
Type General Article