UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30033

11.1 Known Issue - Timing Analyzer Crossprobing - Extra connections shown through RAM during crossprobe to Schematic

Description

When I crossprobe a path with a RAM component, extra internal connections are shown in the RAM symbol.

Solution

This is scheduled to be fixed in the next major release of the design tools.

AR# 30033
Date Created 02/22/2008
Last Updated 05/20/2014
Status Archive
Type ??????