We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30036

11.1 Known Issue - Timing Analyzer Crossprobing - Multiple path/connections shown through slice/BELs during xprobe to Floorplan/Schematic


When doing crossprobing from the Timing Analyzer GUI, if the signal has two connections which go into the next BEL in the path, both connections are shown in the schematic.


This issue is scheduled to be fixed in the next major release of the design tools.

AR# 30036
Date 05/20/2014
Status Archive
Type General Article
Page Bookmarked