UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30122

LogiCORE UCF Generator for PCI/PCI-X v2.6 - Release Notes and Known Issues for ISE 10.1 Initial IP Update (IP_10.1.0)

Description

This Release Note and Known Issues Answer Record is for the LogiCORE UCF Generator for PCI/PCI-X v2.6 released in ISE 10.1 Initial IP Update and contains the following information:

- General Information

- New Features

- Bug Fixes

- Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at: http://www.xilinx.com/support/documentation/user_guides/xtp025.pdf

Solution

New Features

- ISE 10.1 software support

- Spartan-3A DSP support

Resolved Issues

CR444730: Virtex-5 pinouts reversed from order in standard plug-in connector

CR 447192: "ERROR:Timing:3369 - The configured internal frequency for CMB 'XPCI_WRAP/XPCI_PLL' exceeds the max frequency of 1000.000000 Mhz" in Virtex-5 PCI-X 133 MHz mode

Known Issues

- The PCI/PCI-X UCF Generator is not appearing in the 10.1 initial IP Update. This has been fixed in 10.1 IP Update 1 to be released at the end of April.

Revision Update

04/11/2008 - Added known issue regarding UCF Generator not appearing.

AR# 30122
Date Created 03/13/2008
Last Updated 12/15/2012
Status Active
Type General Article