We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30310

10.1.00 - System Generator for DSP - Why do I get "Error 0001: Multiple Clock Support Design Rule Check Failed" when I select DCM for my "Multirate implementation" in my model containing a FIR Compiler block?


When I try to generate my design containing a FIR Compiler block with "Clock Generator (DCM)" selected for "Multirate Implementation" I get "Error 0001: Multiple Clock Support Design Rule Check Failed" even though the design meets all the criteria for using a DCM to generate the required clocks.


This is a known issue in System Generator 10.1.00. The only way to work around this issue is to select the CE option for "Multirate Implementation."

This issue does not affect designs that do not contain the FIR Compiler block.

This will be fixed in a future release of System Generator.

For a listing of all System Generator for DSP known issues, see (Xilinx Answer 29595).

AR# 30310
Date Created 02/21/2008
Last Updated 12/15/2012
Status Active
Type General Article