UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30317

10.1.00 - System Generator for DSP - If my design does not use the full rate system clock and the DCM option is used for "Multirate Implementation," I get mismatches in my behavioral simulation

Description

If my design does not use the full rate system clock and the DCM option is used for "Multirate Implementation," I get mismatches in my behavioral simulation.

Solution

This is a known issue caused by the fact that the testbench is driven by the full speed system clock even though the fastest clock used in the design is slower. This causes mismatches in behavioral simulation. 

 

You can work around this issue by adding "dummy" registers to your design which run at the full system rate. 

 

This issue will be resolved in a future release of System Generator. 

 

For a listing of all System Generator for DSP known issues, see (Xilinx Answer 29595).

AR# 30317
Date Created 02/21/2008
Last Updated 05/22/2014
Status Archive
Type General Article