UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30502

10.1 Timing Anlaysis - Can you TIG the path from the Tristate of IOB to input?

Description

Can you TIG the path from the Tristate of IOB to input?

Solution

When you have a bi-directional IOB using the IODELAY element there is a valid Tristate path that you can ignore. 

 

The tool recognizes a path on the Tristate signal from the ILOGIC through the IODELAY to the IDDR register. This is a valid path, but can fail timing and can be ignored. You should apply a TIG constraint.

AR# 30502
Date Created 03/24/2008
Last Updated 05/22/2014
Status Archive
Type General Article