We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 3078

M1.4,Powerview 6: vanlibcreate gives linker error compiling Logiblox VHDL library


Keywords: LogiBLOX, vanlibcreate, libucb, VHDL, viewdraw, powerview, HP, Solaris

Urgency: Standard

General Description:
If the following steps are taken while creating an M1 design with Powerview:

1) From ViewDraw, select 'Add->Logiblox'. The LogiBLOX GUI 'Setup' window

2) In the 'Options' tab in 'Setup' window, select only 'Behavioral VHDL
netlist'. Click on "OK".

3) In the LogiBLOX GUI main window, select any valid module configuration and
start the generation of VHDL model by clicking on "OK" button.

Viewdraw returns with a linker error during running of 'vanlibcreate' on
the LogiBLOX library.

On Solaris, it says:
ld.so.1: vanlibcreate: fatal: libucb.so.1: can't open file: errno=2 Killed

On HP_UX 10.20, it says:
/bin/ld: DP relative code in file <path_to_project>/logiblox.lib/mvlarith.
pdr/vantage.o - shared library must be position independent.
Use +z or +Z to recompile.



When analyzing LogiBLOX VHDL models using Viewlogic on the Solaris platform
add /usr/ucblib to your LD_LIBRARY_PATH environment variable.


The reason for the HP failure is that the Powerview VHDL analyzer requires
the "unbundled" version of the HP-UX C compiler. HP machines with the "unbundled" version usually have /bin/cc linked to /usr/ccs/bin/cc which is
the "bundled" version.
AR# 3078
Date 03/27/2000
Status Archive
Type General Article